Abstract-A novel approach to SEE characterization of counters implemented in a RTAX-S FPGA is presented. Net fan-out, capacitive loading, and operational frequency have demonstrated a direct impact to counter SEU cross sections as compared to shift registers.
DFFs (RCELLS [1] ), no combinatorial logic cells (CCELLS), and an operational frequency less than 5 MHz The traditional method of error prediction pertaining to the RTAX-S devices has recently become under-question because of the frequency dependent nature of SEE error-rates [2] , [3] . Consequently, additional SEE data has been obtained and frequency-based error rates dE dt have been established. As a result, the designer is expected to use the frequency dependent SR-SEE bit-error rates, as noted in (1), to determine the FPGA design error rate (dE/dt).
(1)
As previously mentioned, a myriad of SEU testing has established that frequency of operation will impact the and consequently the final error rate while characterizing SRs. At the same time, it is understood that most circuits implemented in a RTAX-S FPGA are not SRs. Yet, SR based SEU bit-error rates are being used to estimate device upset rates of complex designs. Consequently, due to the decrease in transistor geometries and capacitive node loading, it has come to question if the SR based SEU dE dt can sufficiently be applied to complex circuits. In other words, will the predicted system error rate provide an accurate upper bound using SR parameterization?
This manuscript begins with a synopsis of RTAX-S SEU probability analysis. It is followed by additional information regarding the importance of detecting and how it has driven the evolution of SEU testing methodologies. Emphasis is given to how investigating complex FPGA design circuitry can increase the accuracy of SEU error rate prediction and modeling. SEU heavy-ion data is provided to illustrate the benefits of testing with complex structures.
II. PROBABILITY OF SEUS IN FPGA DEVICES
It is shown (2) , that the probability of error due to SEEs within FPGA devices has three major factors [3] : Configuration upsets , Functional Logic Upsets , and Probability of Single Event Functional Interrupts .
(2) Because the configuration of the Actel RTAX-S device is anti-fuse technology, its is essentially zero. Actel has hardened the global routes such that is low. Theoretically, has two major components: Probability 0018-9499/$26.00 © 2011 IEEE Fig. 1 . Single point-clock and data are the same frequency. Actual clock is the same sinusoid as the data input but is illustrated as a square wave for simplification of demonstrating sampling points.
of flip-flop upsets and the probability Single Event Transients (SETs) being captured by a DFF .
A. SET Generation, Propagation, and Capture in RTAX-S Devices
Because the RTAX-S uses Local Triple Mode Redundancy (LTMR) [1] - [3] at each DFF, and no other circuitry is mitigated, its most prevalent upset probability factor is as illustrated in Fig. 1 . In order for to exist, a transient must be generated (with a probability of ), propagated (with a probability of ), and then captured by a destination DFF. In order for the SET to be captured, it must arrive during the destination DFF's clock edge with a probability proportional to the width of the transient multiplied by . Consequently, is frequency dependent and has operational frequency as a parameter .
B. Bit Error Rates and LET Threshold
The is a significant parameter of error-rate calculation. Hence, it is important to determine the lowest LET at which SEEs are first observed. As noted in (3), the RTAX-S SEU cross section is frequency dependent. Subsequently, the NASA Goddard Radiation Effects and Analysis Group (REAG) has performed frequency based testing ranging from 1 MHz to 160 MHz on Windowed Shift Register (WSR) [2] , [3] strings with a variety of combinatorial logic (CCELLs [1] , [2] ) between DFFs (RCELLs). It is important to note that WSR architectures are equivalent to SR architectures except for their output interfaces. SRs have a serial output based on its last bit while WSRs have a parallel output interface based on its last four bits. In this manuscript, the number of CCELLs inserted between each RCELL is designated by N. Due to the intricate nature of the testing methodology developed by REAG, a lower than previously determined regarding SR circuitry has been discovered.
at various frequencies and corresponding bit error-rates are illustrated in Fig. 2 . Fig. 2 and Fig. 3 emphasize the importance of SEU testing at higher frequencies. If a test bench is unable to drive and capture upsets at such rates, then an inaccurate will be reported and its corresponding bit error rate will be significantly underestimated.
C. Potential SET Filtration and Reshaping During Propagation
Variations of SET signatures exist and will depend on design topology and operational parameters [2] , [4] - [6] . Their effects will impact error-rate predictions and the specifics of fault tolerance implementation. As shown in (3), if a SET is generated and it is able to propagate, then as N (the number of CCELLs) increases, the SEU cross section is expected to increase.
For example, a WSR with is expected to have a higher SEU cross sections than . The theory has been validated at higher LET values [2] and is illustrated in Fig. 4 and Fig. 5 . The results suggest that at higher LET values, each CCELL has the potential to generate SETs. In addition, the generated SETs have enough energy to propagate through most of the CCELLs in their path and reach their destination DFFs for potential capture. Hence, as the number of CCELLs increase so do the SEU cross sections at higher LET values.
However, the same is not true for lower LET values. In this region, Fig. 4 and Fig. 5 show that a WSR with has a higher SEU cross section than . The explanation is as follows: at lower LET values less energy is deposited in the sensitive region of the device and SETs are smaller (amplitude and width). Consequently, can be significantly decreased depending on the capacitance of the CCELLs and routes that the SETs propagate through. This suggests that when small SETs are generated in CCELLS further away from their destination DFFs, the SETs are unable to propagate to their destination DFF. In other words, smaller SETs are getting attenuated by the capacitance of the successive CCELLs and their routes. Hence, the number of effective CCELLs per data path that can contribute to SEU cross sections decreases as LET decreases.
D. Fan-In and Fan-Out Effects for SET Propagation and Capture
As previously mentioned, traditional FPGA SEU characterization has been performed with SR and WSR test structures. Such test structures are a simplified representation of actual circuitry that would normally be implemented within a FPGA. A WSR is considered to be a linear design because each node within the circuit only has one input and one output (i.e.
). On the other hand, average architectures are not linear. They contain nets with fan-out and . A node's fan-out will change both the capacitive loading of cells and the utilization of routing resources within FPGA fabrics. Depending on the rise/fall time and width of a Single Event Transient (SET) the capacitive loading of a cell can filter away the SET [2] . On the other hand, a SET that is not filtered can fan-out to multiple nodes and have the effect of a multiple bit upset. Regarding nodes that have or have minimal capacitive loading, it has been proven that SETs can increase in width as they traverse a circuit [4] .
By definition, increasing the fan-in to a DFF increases the number of data paths that affect the state of the DFF. Consequently, the increase of data paths essentially increases the number of effective CCELLs that can contribute to SEU cross sections as illustrated in Fig. 6 . This is a valid point for all LET values. The following sections describe the process of investigating this theory via SEU testing of complex designs.
III. THE DEVELOPMENT PROCESS OF A COMPLEX TEST STRUCTURE
Given the significance of SET faults within the RTAX-S, a robust analysis must include ordinary FPGA circuitry that can generate, propagate, and capture SETs. The circuitry under evaluation should also include levels of complexity that approach realistic designs utilized by critical space applications. However, because analysis time is limited, the complexity of the design must not mask potential upsets due to financial and time constraints. The following sections describe the development of the novel Device-Under-Test (DUT) designs including the tester used to control and capture the DUT response.
A. DUT Design Considerations
The linear nature of a SR or WSR design provides a traversable state-space during radiation testing because all observable nodes can switch to all of their valid states during one test run. Although the SR state-space is fully traversable, as previously stated, they have their limitations for error rate prediction regarding complex circuits. In order to enhance SEE characterization and evaluation of real-designs, it is important to develop test-design logic that has the following characteristics:
• It has fan-out and and contains a mixture of sequential and combinatorial logic.
• The circuit can be replicated to increase statistics.
• Its state-space can be traversed within relatively short time periods such that all states are equally likely to be subject to particle strikes during radiation testing. Counters naturally fall into these categories and are the basis of many designs implemented in FPGAs (e.g. raw counters, watchdog timers, or binary encoded state machines). Therefore, they have been selected as REAG's first choice to begin investigating SEU characterization of complex circuits in FPGA devices.
B. Radiation Testing and Test Vehicle Data Capture
During SEU testing, it would be ideal to be able to monitor every element of a complex design for every clock cycle. This is generally not feasible because it would require an output from the DUT to the test vehicle for every observable node. Therefore, more creative designs and interfaces must be developed such that operation during irradiation is unrestricted (e.g. fast, continuous, and unobstructed) yet node observation is maximized. Just as important, the tester must be fast and robust enough to capture and process the data supplied by the DUT. Processing integrity is very important. Missed information or incorrectly processed data can drastically change error cross sections.
REAG has developed a FPGA based tester called the High Speed Digital Tester (HSDT). It has a re-configurable Xilinx Virtex-4 core that enables the tester to be reused for a variety of device radiation test projects. Fig. 7 . illustrates the HSDT test set-up for the RTAX-S counter design.
IV. COUNTER ARRAY IMPLEMENTATION PARALLEL VERSUS SERIAL
Fault isolation and detection can be complex for a large number of replicated circuits with fan-in and fan-out. Special attention to this was given when deciding the counter architecture to implement. The first consideration during architectural development pertained to the choice of implementing a chain of serial counters [7] versus a parallel independent network of counters. The benefit of a serial chain of counters is that the last stage can be the port to the tester and no additional logic is required to observe counter activity. However, the disadvantage to serial counter implementation is that the counters are not independent from each other. Consequently, fault isolation and detailed bit analysis becomes complicated to impossible. For this study, a detailed analysis of counter DFFs is desired in order to conduct a comparison with WSR SEU data. Therefore, an alternative to serial counters was created.
The counter array developed by REAG is illustrated in Fig. 8 . The array contains 200 parallel independent counters that are 24 bits wide. Because it is impossible to simultaneously output 200 by 24 bits, requiring 4800 outputs, an output scheme had to be employed that would not compromise the number or speed of the counters yet ensure that each counter is an observable node. Conventional thinking would suggest employing a multiplexer that sequences through the array and selects one of the 200 counters to be output at a time. Unfortunately, the process of selecting 200 items by a multiplexer requires many levels of combinatorial logic which can be problematic during radiation testing and will slow down the operation of the circuit. Such a large block of logic can potentially hinder the primary objective which is characterizing counter SEU susceptibility. Therefore, a novel output methodology had to be established.
As an alternative, a "snapshot" solution is implemented. With this methodology, each counter is simultaneously captured at a given instance-in-time into a bank of registers (snapshot registers). The number of snapshot registers is equivalent to the number of counters (i.e. each counter has its own snapshot register). This is illustrated in Fig. 8 . The top of the snapshot bank is the only register that is accessible by the tester and is 24 bits wide.
The nomenclature that will be used is as follows:
• : clock period seconds clock cycle • n: For distinction, each counter has a numbered label referred to as its counter number • : Each counter has a stored value. changes every clock period .
• N: Number of counters in the array (200 for this study) • k: snapshot cycle number. First cycle out of reset . The next snapshot cycle . A snapshot of the counter array occurs once every clock cycles (for this specific design). Subsequently, k increments once every 800 clock cycles.
• is the value for the counter-n at time of snapshot for snapshot cycle k. Coming out of reset each counter has an initial value equal to the counter label number ( at reset), e.g. Counter 0 has a reset value of 0 and counter 199 has a reset value of 199. In addition, as the circuit comes out of reset, all counter values are simultaneously captured by the snapshot register bank.
There are three primary operations that occur simultaneously:
• Every counter increments each clock cycle i.e. for each .
• All snapshot registers shift their values up a register position once every 4 clock cycles, as illustrated in Fig. 9 . • The topmost snapshot register is the output port to the tester and is always monitored by the tester.
One snapshot cycle lasts for 800 clock cycles and is labeled by k. The general algorithm post reset is as follows: At the start of each snapshot cycle, the snapshot register bank is loaded with counter values:
(counter values at snapshot cycle k).
The counters continue to simultaneously increment (every clock cycle) as the captured values shift up a position in the snapshot register bank (once every 4 clocks cycles). The purpose of shifting up each is to allow each to eventually reach the top of the snapshot register bank and hence be transported to the tester. After all counters have been shifted up and loaded into the tester (once every 800 clock cycles), k is incremented and a new snapshot cycle begins by reloading all of the counters into the snapshot register bank. Because it takes 800 cycles for all of the counters to leave the snapshot array and all counters increment every cycle, then it follows that for each snapshot cycle all values will increment by 800. The major benefit of the snapshot output scheme, is that the shift register array has now replaced a huge multiplexer. Other benefits include: 1) Counter upsets can easily be identifiable 2) Counters are incrementing and changing state every cycle.
Hence maximum performance is able to be tested. 3) If a counter becomes upset, it will stay upset and it will eventually be captured during the next snapshot period 4) Counters increment continuously and are not interrupted due an elaborate output scheme 5) Routing complexity is exclusive to just the counter array and will not compromise counter SEU characterization The next section discusses counter-DUT data capture and evaluation in more detail. It is followed by a comparative summary of heavy ion SEU results between the counter-array versus Windowed Shift Registers (WSRs) [2] .
V. PROCESSING COUNTER OUTPUT INFORMATION

A. Counter Upset Determination
The tester is synchronized with the snapshot register shift-up period. Hence, once every 4 cycles, the tester captures the new DUT output. The tester also keeps track of the current counter number in order to decipher which counters are upset. (4) As previously stated, at each snapshot cycle, each counter s expected to increment by 800 from its previous snapshot value. Equation (4) states that an error is logged if the current counter value is not an increment of 800 from its previous snapshot. The tester stores a local copy of the previous snapshot counter values for comparison purposes while implementing (4).
B. Bit Upset Determination
An interesting note is that the actual bit that is upset in a counter can be determined per snapshot k-cycle. Noting that each bit has a bit number (SBN), the possible SBNs for a 24 bit counter are listed in (5) . For this study, corresponds to the Least Significant Bit (LSB) of the counter.
(5) For each snapshot k-cycle, the SBN can be determined, if the difference between the actual counter value and the expected counter value is a power of 2, as noted in (6) . If the difference is not a power of 2, then multiple bits are in error.
(6) Fig. 10 . is an illustrative example of . In this example, the counter should have contained a value of 21. However, with a and with the bit changing from a 0 to a 1, the counter becomes offset by . In this example, the counter now begins counting from 53 instead of 21. As long as another upset does not occur to the same counter within the same snapshot cycle, it can be seen from Fig. 10 . that the actual count value captured and sent to the tester will be offset from its expected by . In other words, the snapshot of this counter may occur several cycles later from the occurrence of the upset, however, the counter will still reflect the error when it is captured into the snapshot array. Equation (7) reflects the expected value relative to the previous snapshot cycle. It also takes into account the direction of the bit flip such that if the bit changes from a 0 to 1, then and the new counter value will be more than the expected. However, if the bit changes from a 1 to 0, then and the new counter value will be less than the expected (7)
C. Snapshot Register Upset Differentiation
Differentiating whether an upset occurs in a counter versus a snapshot register is a simple process. As previously mentioned, if an upset occurs in a counter, the counter will become offset from its expected value. The following clock cycles, the counter will remain in an offset state yet continue to increment. However, if an upset occurs in the snapshot register, then the actual counter is not upset. This type of upset can be considered as data being corrupted during transport to the tester. Hence, during the snapshot cycle the fault occurs (cycle k), the counter will be designated as upset. The next snapshot cycle , the counter will be back to its expected value. Equation (8) reflects the qual- ification of a snapshot upset that occurs in snapshot cycle k for counter n.
(8) Counter SEU cross sections presented in this manuscript were calculated from counter upsets that have been filtered and differentiated from snapshot errors.
VI. COUNTER ARRAY RESULTS AND ANALYSIS
The counter type that was selected for this study was a synchronous look-ahead counter. This section will first describe the implemented counter architecture. Following is a comparison of counter SEU cross sections versus WSR SEU cross sections. In addition information is presented illustrating the effect of counter data paths and their impact to . Fig. 11 . represents a portion of a counter mapped into the RTAX-S CCELLs and RCELLs. The lower order bits only require one CCELL to map their combinatorial logic. As the bit ordering increases, so does the number of CCELLs between each of the DFFs. It is important to note that in this counter implementation, the CCELLs at each level require knowledge of the CCELLs at all of the prior levels due to potential carry bits. Because of this, as the DFF bit order increases, so does the fan-in to each of the destination DFFs. Each counter has 24 bits ordered bit 0 through bit 23. There are 200 counters implemented in the test arrays. Hence, the total number of DFFs within the counter arrays (excluding the snapshot registers) is 4800 bits.
A. Counter Architecture and Cell Utilization
B. Counters Versus Shift Registers
Before a comparison is performed, it is important to note that it has been shown in [2] that data pattern is a significant factor re- garding SEU cross sections. The faster the data pattern changes, the higher the SEU cross section. This is valid across all LET values and was verified via testing WSR checkerboard patterns versus WSR static data-patterns. Because each WSR data path is linear and equivalent, all SEU bit-cross sections derived in [2] are equally distributed across each DFF.
As an alternative to WSR structures, counter data paths are not equivalent to each other and are not linear. An effect of the non-linear, co-dependent counter data paths is that they produce unique data pattern rates per DFF. Due to the binary incrementing nature of a counter, the lowest order bit (LSB) has a checkerboard pattern similar to that of a checkerboard shift register. The LSB uniquely has the highest data-pattern rate in the counter. As the bit order increases, the bit data-pattern rate decreases by a factor of 2. Consequently, it is expected that the average DFF upset rate of a counter will be less than that of a WSR checkerboard. Fig. 12 is a comparison of SEU Cross Sections for the counters operating at 120 MHz versus WSR checkerboard [2] operating at 160 MHz and 80 MHz.
is calculated (9) by summing all upsets across all counter bits normalized by particle fluence per LET and the total number of counter bits in the array. As previously mentioned, the overall data-pattern rate of the counter DFFs is lower than the WSR DFF checkerboard pattern. Subsequently, at higher LET values, is lower than operating at a similar frequency. This has been verified during heavy ion testing and is illustrated in Fig. 12 . At higher LET values where data pattern is most significant, the 120 MHz appears to be statistically equivalent to the 80 MHz , and is lower than the 160 MHz . The SEU cross section comparisons illustrated in Fig. 12 reinforce the established RTAX-S data-pattern theory. However, this theory does not address the fact that the counters have a lower than the checkerboard-WSR test structures. In order to explain the low counter , a bit-by-bit analysis of the counters is necessary. The following section provides such analysis.
C. Fault Isolation and Counter Bit Analysis
The nature of the implemented counter architecture implies that as the bit order increases, the fan-in also increases. As previously mentioned, fan-in is expected to be a significant factor regarding SEU cross sections. Hence, a more detailed analysis is directed towards the individual counter bits. Instead of averaging SEU cross sections across all counter bits as in , DFFs are binned by counter bit order, 4 bit orders to a bin, and an average SEU cross section is calculated per bin .
(10) is normalized by particle fluence and by the number of DFFs within a bin .
(10) Fig. 13 . demonstrates binned counter cross sections at high LET values. At these LET values, most SETs are able to propagate without attenuation to their destination DFFs. The first 3 values in Fig. 13 pertain to Counter bit 0 thru Counter bit 11 and decrease as bit order increases, as expected. This is because the lower bins contain DFFs with the least number of fan-in data paths, hence it is expected that data pattern be a significant factor regarding SEU cross sections.
It is shown in Fig. 13 that as the counter bit order continues to increase, the decreasing trend of changes and begins to increase. For the test counter design, the shift in trend starts at the 4th bin (Counter bit 12 thru Counter bit 23). In this region of circuitry, data-pattern is no longer the significant factor pertaining to . Instead, the bits in the higher bins have a significant increase in fan-in. The effective CCELLs increases and consequently begins to drive . Fig. 13 illustrates that for LET values from 
75
to 28 , has a distinguishable and consistent pattern across bins.
Fig. 14 is an illustration of at lower LET values. As with WSRs, at lower LETs, it is expected that the smaller SETs will get filtered when propagating through multiple CCELLs and routes. However, as previously mentioned counters have DFFs with multiple fan-in data paths, consequently increasing the number of effective CCELLs. At lower LETs (2.8 and 5.6 ), Fig. 14. emphasizes this point by demonstrating that becomes insignificant for the 1st bin. However, it is more likely that the bins containing fan-in have a significant . The comparative SEE analysis between WSRs and counters has demonstrated that at low LETs, DFF fan-in can be a factor and consequently decrease .
VII. CONCLUSION
Due to the decrease in transistor size and increase in device sensitivity, the validity of using SR or WSR SEU data to calculate error rate predictions of complex circuits is under investigation. As a response, REAG has been studying SEEs that can occur in more complex circuitry. Fig. 15 illustrates the evolution of test structures implemented in a variety of FPGA devices.
A novel FPGA test structure design for SEE analysis has been developed that has a traversable state-space during radiation testing and is based on a parallel independent array of counters. A benefit to the parallel array of counters is its facility for fault isolation and detection. Subsequently, SEU analysis is enhanced.
As a result of heavy ion SEU testing, it was observed that complex circuits can be bounded by WSR checkerboard SEE rates if the WSR has similar levels of combinatorial logic between DFFs and is operating at a similar frequency. In addition, the study has demonstrated that complex structures with fan-in have the potential to increase the number of effective CCELLs. In turn the is decreased and the corresponding bit-error rate is increased.
